Articles (EN) | LiiFoo Articles (EN) – 第 4 页 – LiiFoo
Get Quote

分类： Articles (EN)

English articles

  • Gallium Nitride (GaN) Power Device Procurement Guide: Grade Selection, Substrate Trade-offs and Cross-border Sourcing from China

    Introduction

    Gallium Nitride (GaN) has moved from a lab curiosity to a standard material for consumer fast chargers, 5G RF and automotive power electronics. China’s supply chain now offers a complete GaN value chain — from epitaxial wafers and discrete devices to power ICs and modules. This guide helps overseas buyers navigate GaN power device selection, substrate trade-offs and the practical steps of cross-border sourcing from China, so you can secure competitive pricing without compromising reliability.

    1. Why GaN: Dual Drivers from Fast Charging and RF

    • Performance: Versus silicon MOSFETs, GaN switches faster, loses less conduction energy and runs cooler, enabling higher switching frequencies.
    • Consumer electronics: 65W–140W GaN fast chargers (PD / UFCS) are mainstream; a single GaN HEMT can replace several silicon parts and shrink the form factor.
    • RF: 5G base stations, satellite communications and radar demand high-frequency, high-power devices, where GaN-on-SiC is the dominant route.
    • Automotive & industrial: On-board chargers (OBC), motor drives and data-center power supplies are adopting GaN.

    2. Three Product Forms to Distinguish Before Sourcing

    1. GaN Epitaxial Wafers (Epi Wafers)

    GaN-on-Si (6″ / 8″) for power devices, GaN-on-SiC for RF. Specify the substrate, epitaxial structure (buffer / channel layers), thickness and target sheet resistance.

    2. GaN HEMT Discrete Devices

    Common 100V / 150V / 650V classes in TO, DFN and QFN packages for fast chargers and DC-DC conversion.

    3. GaN Power ICs and Half-bridge Modules

    Integrating gate drivers or high/low-side switches, lowering the barrier to use and suiting mass-production power supplies.

    3. Key Specification Checklist (Must Be in Your RFQ)

    • Rated voltage BVdss and class (e.g., 650V, 900V)
    • On-resistance Rds(on) (mΩ) and gate charge Qg
    • Package type and thermal resistance RθJC
    • Wafer substrate and size (GaN-on-Si 6″ / 8″)
    • Operating junction temperature range and reliability data (HTRB, HVHTGB)
    • RoHS / REACH environmental compliance

    4. Substrate Trade-off: GaN-on-Si vs GaN-on-SiC

    • GaN-on-Si: Lower cost, leverages existing 6″ / 8″ silicon fabs, ideal for mid/low-voltage consumer fast charging; weaker defect density and thermal performance than SiC.
    • GaN-on-SiC: Superior RF performance and heat dissipation at higher cost — the first choice for 5G / radar.
    • Tip: Select by application; do not confuse power fast-charging devices with RF devices.

    5. Selection by Application

    • Fast charger / PD power: Prefer 650V GaN-on-Si HEMT or GaN power IC; focus on Rds(on) and integration level.
    • RF front-end: GaN-on-SiC devices — check operating frequency, output power and linearity.
    • Automotive OBC: Look for AEC-Q101 qualification and automotive-grade reliability data.

    6. Technical Documents and Standards to Request

    • Datasheet and reference application circuits
    • Reliability reports (HTRB, H3TRB, temperature cycling TC, etc.)
    • Third-party test reports (e.g., from CNAS / ILAC-accredited labs)
    • System certificates: ISO 9001, IATF 16949 (automotive)
    • Environmental compliance: RoHS, REACH, halogen-free statements

    Note: This guide focuses on product specifications, standards and sourcing process; it does not constitute qualification verification of any single supplier.

    7. Seven-step Cross-border Sourcing Process

    1. Define needs: application, voltage class, package, estimated annual volume.
    2. Multi-channel RFQ: industry trade shows, B2B platforms and clusters (Yangtze River Delta, Pearl River Delta, Jing-Jin-Ji) in parallel.
    3. Sample evaluation: request samples + datasheet + reliability summary; run bench tests.
    4. Pilot production: verify consistency and supply stability.
    5. Commercial terms: confirm MOQ, lead time (typically 4–12 weeks), Incoterms (FOB / CIF / DDP) and payment (T/T, L/C).
    6. Quality agreement: IQC standard, defect-rate cap, lot traceability.
    7. Mass production & review: build a backup supplier pool to avoid single-point dependency.

    8. Common Pitfalls

    • Chasing unit price while ignoring Rds(on) and reliability, hurting power efficiency.
    • Mixing RF GaN-on-SiC with power GaN-on-Si — unbalanced performance and cost.
    • Leaving lead time and MOQ undefined, causing production bottlenecks.
    • Ignoring packaging and ESD protection (MSL rating), causing in-transit failures.

    9. Procurement Checklist

    • ☐ Application and voltage / current class confirmed
    • ☐ Substrate route (Si / SiC) decided
    • ☐ RFQ fields complete (specs + reliability + compliance)
    • ☐ Sample bench test passed
    • ☐ Commercial and quality terms in writing
    • ☐ At least 2 backup suppliers

    Conclusion

    The core of GaN power device sourcing is not “find the cheapest” but “balance specifications, reliability and supply-chain resilience.” Put the specs in the RFQ, let samples speak, and back it with contract terms — that is the key to efficient GaN sourcing from China.

  • Boron Nitride Thermal Film for Power Modules: Insulation-Safe Heat Spreading in the SiC and GaN Era

    Why Boron Nitride Thermal Film Matters Now

    As silicon-carbide (SiC) and gallium-nitride (GaN) power modules push switching frequencies and power densities past what legacy silicon can sustain, the thermal interface between the chip and the heatsink has become a first-order design constraint rather than an afterthought. Higher junction temperatures, tighter packages, and the demand for 800 V EV inverters and 5G base stations all converge on one question: how do you move heat out fast while keeping live terminals electrically isolated? Boron nitride (BN) thermal film, sometimes called white-graphene film, has emerged as the material of choice for engineers who cannot accept the trade-offs of greases, silicone pads, or conductive graphite sheets.

    What Boron Nitride Thermal Film Actually Is

    BN thermal film is built from hexagonal boron nitride (h-BN) platelets dispersed in a polymer or resin matrix, then cast into a thin, flexible sheet typically 25 to 200 microns thick. h-BN is a wide-bandgap, layered ceramic that is electrically insulating yet thermally conductive along its basal planes. Filled films deliver through-plane thermal conductivity in the 20 to 60 W/mK range, while oriented or pyrolytic variants reach well above 100 W/mK. Crucially, BN keeps high dielectric strength, often above 10 kV/mm, and volume resistivity above 10^12 ohm-cm, so it can sit directly against a bare DBC substrate without risking creepage or shorting, something a graphite sheet simply cannot promise.

    Performance Against the Alternatives

    Compared with thermal grease, BN film eliminates pump-out and dry-out, giving stable thermal resistance over thousands of thermal cycles. Against silicone gap pads, it offers lower interface resistance at equal thickness and no silicone-oil bleeding that could contaminate wire bonds. Against graphite, the decisive advantage is dielectric safety: graphite is conductive and must be grounded or shielded, whereas BN is intrinsically safe next to high-voltage terminals. Versus ceramic tiles such as AlN or BeO, BN film is lighter, conformable to warped surfaces, and avoids the toxicity concerns associated with beryllia.

    Procurement Checklist

    When specifying BN thermal film, lock down five parameters. First, the through-plane thermal conductivity grade, commonly 20, 40, or 60-plus W/mK. Second, thickness and tolerance; thinner films reduce bond-line resistance but demand flatter surfaces. Third, dielectric breakdown voltage and volume resistivity, matched to your module working voltage. Fourth, the operating range; quality films hold -40 to 200 C and survive lead-free reflow. Fifth, adhesion and reformability; reworkable films save scrap during module assembly. Request a third-party thermal-impedance report rather than relying on supplier headline numbers.

    Supplier Landscape

    The high-end market is led by specialty-ceramics and advanced-materials suppliers offering both filled-polymer and pyrolytic BN films, with lead times of 4 to 10 weeks for custom formats. A growing tier of domestic Chinese producers now supplies standard 25 to 100 micron BN films at 30 to 50 percent lower cost, though batch-to-batch thermal conductivity uniformity still trails the incumbents. For prototyping, buy small rolls or die-cut pads; for production, qualify two sources to avoid single-supplier risk.

    Verdict

    For SiC and GaN power modules where electrical isolation and cycle-life stability are non-negotiable, boron nitride thermal film is the pragmatic default. It costs more than silicone pads up front, but lower and more stable thermal resistance, zero pump-out, and intrinsic dielectric safety justify the premium in EV inverters, rail traction, and telecom power. Specify by measured thermal resistance and breakdown voltage, qualify two suppliers, and treat it as a reliability investment rather than a commodity pad.

  • Silicon Carbide (SiC) Substrate Procurement Guide: Wafer Grades, 6-inch Epitaxial Wafers and SiC vs IGBT Trade-offs

    For power-electronics buyers, the silicon carbide substrate is the foundation

    A silicon carbide (SiC) substrate is no longer a research curiosity—it is the foundation of every SiC MOSFET, diode and power module shipping into EVs, solar inverters, fast chargers and industrial drives. If you are building an RFQ, qualifying a second source, or deciding whether to migrate a design from silicon IGBTs to SiC, this guide consolidates the specifications, grades and trade-offs you need to specify and source with confidence in 2026.

    Why the substrate sits at the center of SiC procurement

    A SiC device is built in layers: a high-quality 4H-SiC single-crystal substrate, a homoepitaxial drift layer grown on top, and the device structures fabricated in that epilayer. The substrate sets the ceiling for defect density, yield and long-term reliability. A wafer with high micropipe density or poor crystal orientation will undermine even a perfect epitaxy step. That is why substrate procurement deserves the same rigor you apply to the device itself.

    Substrate grades and the specifications buyers must lock

    When you request a quote, do not stop at “4H-SiC, 6-inch.” Pin down the parameters that actually move yield:

    • Polytype and orientation: 4H-SiC is the production standard for power devices; (0001) semi-insulating or conductive orientations are selected by device type. Off-axis cut (typically 4° toward [11-20]) is standard for epitaxy.
    • Resistive grade: n-type (doped with nitrogen) for conductive substrates, or high-resistivity for RF. Specify resistivity range, not just “conductive.”
    • Defect metrics: micropipe density (MPD) should be near zero for power grades; target basal plane dislocation (BPD) and threading screw dislocation (TSD) limits explicitly.
    • Geometry: thickness, total thickness variation (TTV), bow, warp and surface roughness (RA). Tighter TTV and bow directly improve epitaxy uniformity.
    • Wafer size: 150 mm (6-inch) is now the mainstream production diameter, with 200 mm ramping. Specify diameter and edge profile.

    A precise spec sheet shortens supplier qualification and prevents “samples pass, production fails” surprises.

    6-inch SiC epitaxial wafers: what the epilayer spec must say

    Most buyers do not buy a bare substrate alone—they buy a 6-inch SiC epitaxial wafer with a defined drift layer. The epilayer, not the substrate, defines the blocking voltage and on-resistance of the final device. Lock these:

    • Epilayer thickness: matched to target voltage class (e.g., ~10–15 µm for 650–1200 V, thicker for 1700 V+).
    • Doping concentration and uniformity: specify average doping and across-wafer uniformity (CV%); tighter uniformity means predictable VBR and RDS(on).
    • Defect control: epitaxial defects such as carrot, triangle and down-fall defects cap device yield. Set a classified defect map and acceptable counts.
    • Surface quality: RMS roughness in the sub-nm range; particulates per wafer limit.

    When comparing Chinese, European and Japanese epitaxy houses, request a full mapping report, not just a COA, and validate by a trial lot before volume commitment.

    SiC vs Silicon IGBT: the procurement trade-off in 2026

    The single most common buying question is whether to stay on silicon IGBTs or switch to SiC. Frame it as total cost of ownership, not device price:

    • Efficiency: SiC cuts switching and conduction losses dramatically, especially at high frequency. In an EV inverter or solar string inverter this recovers 1–2% system efficiency, reducing cooling mass and battery/panel cost.
    • Cost: SiC dies still cost more per amp, but the system-level bill often closes once you subtract heatsink, filter and magnetics savings. At high switching frequencies the gap narrows fastest.
    • Reliability and thermal: SiC runs cooler and tolerates higher junction temperature (175–200 °C), extending life in automotive and industrial duty.
    • When IGBT still wins: low-frequency, cost-sensitive, thermally forgiving applications where the SiC premium cannot be recovered in system savings.

    For procurement, the right answer is per-application: qualify SiC for efficiency-critical, high-frequency designs; keep IGBTs where the business case does not support the premium.

    RFQ and sourcing checklist

    Before you issue an RFQ, compile: target voltage/class, wafer diameter, substrate grade, epilayer thickness and doping, defect limits, volume and delivery cadence, COA/mapping requirements, and a qualification lot. Ask suppliers for traceable origin, yield data and a failure-mode history. Dual-source early—SiC capacity is tightening as EV demand scales.

    Conclusion

    Procuring SiC is procuring the substrate-and-epilayer system, not a standalone chip. Lock the substrate grade, specify the 6-inch epitaxial wafer precisely, and decide SiC vs IGBT on system total cost. Do that, and your 2026 sourcing will be faster, cheaper and far less risky.

  • PEEK for Humanoid Robots in 2026: Per-Unit Usage Breakdown, Grade Selection and a Localization Qualification Checklist

    Published: September 1, 2026 | Category: Advanced Materials Market Intelligence | Keywords: PEEK / polyetheretherketone / carbon-fiber reinforced PEEK / humanoid robots / import substitution

    Key Takeaways First

    • There is a consensus usage range — but one number is not enough. The widely cited figure is 6.6–10 kg of PEEK per humanoid robot, most often broken down as roughly 1 kg of unfilled resin plus ~5.6 kg (resin-equivalent) of carbon-fiber reinforced PEEK. The spread comes from robot size, how many parts have converted, and whether dexterous hands are included.
    • The hard part is not buying PEEK — it is buying the right grade. Joint drivetrain parts, load-bearing frames and motor insulation require entirely different compounding systems. Grade mix-ups are the most expensive mistake at production ramp.
    • Public pricing is inconsistent; budget only against live RFQs. Quotes circulating for the same period range from RMB 300k to over RMB 1m per tonne, mostly because “unfilled vs. compounded” and “domestic vs. imported” get conflated.
    • The localization window is real, but qualification time is the binding constraint. Robotics supply-chain qualification typically runs 2–3 years, so the realistic 2026 path is dual sourcing plus part-by-part conversion — not a single whole-machine material switch.
    • The real cost lever sits upstream. DFBP (4,4′-difluorobenzophenone) accounts for more than 50% of PEEK production cost. Locking upstream monomer supply beats squeezing the resin maker.

    1. Where the 6.6–10 kg Actually Goes

    Negotiating on a single “6.6 kg per unit” figure is a fast way to lose the negotiation. That mass splits into three part families with very different value density and technical barriers:

    Location Typical material form Share of usage (indicative) Critical property requirements
    Joint modules: harmonic/planetary reducer rings, flexsplines, shims, bearing cages Unfilled PEEK or bearing-grade compounds (PTFE/graphite/CF) ~45% Low friction, alternating-stress resistance, dimensional stability, self-lubrication
    Skeleton and limb structural parts Carbon-fiber reinforced PEEK (mainly CF30) ~30% Specific strength, stiffness, mass reduction, fatigue life
    Dexterous hands, micro-drives, sensor housings High-flow precision injection grades ~25% Thin-wall moldability, dimensional accuracy, insulation

    Two publicly reported engineering outcomes are useful anchors: one humanoid platform reported roughly 10 kg of mass reduction after converting structural parts to carbon-fiber reinforced PEEK, with corresponding gains in runtime and motion response; a contract manufacturer reported 5.3 kg of mass reduction from a full PEEK structural-part package. The value of these numbers is not the absolute figure — it is that they give you a metal-to-polymer conversion baseline you can use to quantify the payback on a material premium.

    2. Grade Selection: Three Tables That Decide Your BOM

    2.1 Match the compound to the part

    Grade family Typical formulation Suitable parts Common failure mode
    Unfilled PEEK No filler Insulation parts, thin-wall parts needing toughness Insufficient wear resistance; premature wear if used directly on gear teeth
    CF30 (30% carbon fiber) Short-cut carbon fiber Frames, brackets, large structural parts Strong anisotropy; warpage without mold-flow/orientation simulation
    Bearing / tribological grade CF + PTFE + graphite Plain bearings, cages, screw nuts Friction coefficients vary widely by supplier — bench life testing is mandatory
    GF30 (glass fiber) Short-cut glass fiber Cost-sensitive non-drivetrain structures Abrasive to tooling; lower thermal conductivity than CF grades
    High-purity / semiconductor grade Low ionic extractables Non-robotics uses (wafer carriers, etc.) Multiples of the price; over-specified for robotics

    2.2 Price bands: why public figures differ by 5x

    Category Publicly reported band (2026, anchoring only) Notes
    Imported unfilled resin (Victrex / Syensqo / Evonik) ~RMB 500k–1,000k per tonne Includes certification and lead-time premium; 3–6 month lead times are common
    Domestic unfilled resin ~RMB 250k–500k per tonne Most sources put it at one-half to one-third of imported; 1–2 month lead times
    Robotics-grade CF reinforced PEEK Materially above unfilled resin Premium reflects compounding and batch consistency
    Medical grade ~RMB 800k–1,000k per tonne Driven by ISO 10993-type certification cost

    Caution: spot quotes as high as RMB 780k per tonne (and claims of a 550% one-year increase) have circulated during tight-supply windows. Those are point-in-time spot prints and should not anchor an annual budget. Ask suppliers to quote separately by grade, volume, lead time and payment terms, and require a stated 12-month price mechanism (DFBP-indexed or fixed).

    2.3 Supply landscape

    Global capacity remains “one dominant plus several strong”: Victrex holds roughly 40% share, with Syensqo and Evonik together at about 20–25%; these players control the high-end medical, aerospace and robotics grades. In China, leading resin producers have reached stable kilotonne-scale output with 10kt-class integrated projects announced. Domestic PEEK output was around 3,800 tonnes in 2024, and China’s 2026 consumption is projected near 4,358 tonnes. On policy, the High-Performance Specialty Engineering Plastics Action Plan (2026–2030) lists PEEK as a priority “chokepoint” material, targeting 60% localization by 2028 and 80% by 2030.

    The procurement implication is direct: domestic material is already viable for general-purpose and structural grades, but ultra-high-purity and low-friction specialty compounds still show a performance gap — keep imported or dual-sourced material on high-end drivetrain parts for now.

    3. Localization Qualification Checklist

    1. Batch consistency: request melt index, ash content and tensile data for three consecutive production lots; write the tolerance band into the technical agreement.
    2. Crystallinity and annealing: PEEK part performance depends heavily on annealing — obtain and independently reproduce the supplier’s recommended annealing profile.
    3. Tribological bench testing: test PV limits and wear rate under your actual duty cycle (load, sliding speed, temperature, lubrication state). Do not accept standard-specimen data alone.
    4. Fatigue / alternating stress: design accelerated tests around the equivalent cycle count of tens of thousands of daily reciprocations.
    5. Long-term temperature and creep: verify creep at actual near-motor temperature rise. 260°C is a material ceiling, not a design condition.
    6. Processing window: for thin walls and gear geometries, require mold-flow support and shrinkage data.
    7. Raw material traceability: ask about DFBP source and self-sufficiency — it drives both supply stability and cost-down headroom.
    8. Capacity commitment: get written capacity allocation. “Order book full into next year” has been a real condition in tight periods.

    4. Risks and Hedges

    • Qualification lag: a 2–3 year cycle means today’s grade choice sets your 2028 cost structure. Qualify at least two sources per critical part.
    • Price volatility: with over half the cost in DFBP, index or contract upstream rather than renegotiating quarterly with compounders.
    • Commodity-grade oversupply: general-purpose capacity is expanding fast, with oversupply expected after 2027 — avoid long high-price volume locks on commodity grades.
    • Substitution risk: PEKK and PPS may substitute in non-critical applications; keep a material-swap interface in the BOM design.
    • Over-specification: using semiconductor or medical grades in robotics is the most common hidden cost leak.

    5. One-Page Action Plan for Buyers

    1. Split the BOM into joint drivetrain / structural frame / precision small parts, and write a separate grade specification for each. Never let one grade cover the whole robot.
    2. For joint drivetrain parts, run imported material for production while qualifying domestic material in parallel, with explicit switchover milestones.
    3. Prioritize domestic CF-reinforced grades for structural frames — currently the best combination of cost and availability.
    4. Anchor negotiations on a DFBP indexation mechanism rather than headline landed price alone.
    5. Quantify mass-reduction benefits (runtime, motor load, maintenance interval) inside a TCO model, and use it to justify the material premium internally.

    Data note: usage, pricing, capacity and policy figures are drawn from public 2026 industry research and media reporting. Source definitions vary considerably, so ranges and applicability conditions are flagged in the text. Prices move with the market — base actual purchasing on formal supplier quotations and third-party test reports. This article is a technical and procurement reference, not investment advice.

  • Top 3 New-Materials Sourcing Hotspots – Aug 26, 2026: SSB Electrolyte Powder, UF Ceramic Membranes & Bonded NdFeB

    Introduction

    Drawing on today’s market-intelligence keyword library, we shortlist the top three industrial-material sourcing hotspots that combine high search volume with low competition — a practical watchlist for procurement and sourcing teams.

    1. Solid-State Battery Electrolyte Powder (LLZO / LATP)

    What it is

    The core solid electrolyte powder for all-solid-state lithium batteries — the key material on the oxide (LLZO/LATP) route, directly determining cell safety and ionic transport efficiency.

    Why it’s hot

    Domestic substitution on the oxide route is accelerating. OEMs and cell makers are entering early-stage designated (定点) sourcing, with concentrated inbound inquiries during R&D and pilot phases.

    Key applications

    All-solid-state battery cells, high-safety energy-storage modules, and power scenarios with stringent energy-density and safety requirements.

    Sourcing notes

    Specify particle-size distribution, density and room-temperature ionic conductivity; prioritize domestic suppliers with pilot-to-mass-production scale-up capability; RFQs should define the sintering-process window and batch-to-batch consistency (CPK) to avoid downstream cell-yield fluctuations.

    2. Ultrafiltration (UF) Ceramic Membrane Modules

    What it is

    Industrial separation modules built on alumina / zirconia multi-channel ceramic membranes — heat-resistant, fouling-resistant and long-lived.

    Why it’s hot

    Growing demand for industrial-wastewater deep treatment and material separation, plus a clear domestic price advantage, is driving more environmental-engineering procurement.

    Key applications

    Industrial wastewater reuse, food and pharma separation, and zero-liquid-discharge (ZLD) pretreatment.

    Sourcing notes

    Compare channel count, MWCO, flux and anti-fouling performance; evaluate full-lifecycle cost (including cleaning and replacement), not just unit price; prioritize modular design and ease of online maintenance.

    3. Bonded NdFeB Magnets

    What it is

    Near-net-shape permanent magnets formed from NdFeB powder bonded with resin/binder — complex geometries produced in a single step.

    Why it’s hot

    Demand from EV traction motors and robot servo motors; bonded magnets offer high dimensional precision and forming flexibility, with volume rising alongside EV penetration.

    Key applications

    Micro-specialty motors, servo motors, sensors, and consumer-electronics / lightweight motor components.

    Sourcing notes

    Specify (BH)max, dimensional tolerance and thermal-resistance grade; assess powder origin and batch consistency; validate with small-batch multi-spec sampling before scaling orders to reduce mass-production risk.

    Closing

    All three hotspots sit in a “domestic substitution + volume ramp” window. We recommend building qualified-supplier shortlists and standardized RFQ templates early to capture first-mover advantage in designated sourcing.

  • 芯片堆叠用TSV铜填充浆料: Complete Procurement & Application Guide

    芯片堆叠用TSV铜填充浆料: Complete Guide for Global Buyers

    What is 芯片堆叠用TSV铜填充浆料?

    芯片堆叠用TSV铜填充浆料 represents one of the most dynamic segments in advanced materials R&D, with applications spanning new energy, semiconductors, aerospace, and next-generation manufacturing.

    Market Outlook

    Driven by accelerating adoption in key industries, 芯片堆叠用TSV铜填充浆料 is experiencing rapid demand growth. Several Chinese manufacturers have made significant progress in scaling production and achieving international certifications.

    Procurement Considerations

    When sourcing 芯片堆叠用TSV铜填充浆料, buyers should evaluate: purity specifications, particle size distribution, packaging standards, compliance certifications (ISO, ASTM, REACH), and the supplier’s technical documentation and support capabilities.

    📩 Need Samples or Technical Specifications?

    Our engineering team provides material selection support, free samples, and custom quotes for 芯片堆叠用TSV铜填充浆料.
    👉 Request Quote & Samples

  • 连续纤维增强热塑性复合材料CFRTP: Complete Procurement & Application Guide

    连续纤维增强热塑性复合材料CFRTP: Complete Guide for Global Buyers

    What is 连续纤维增强热塑性复合材料CFRTP?

    连续纤维增强热塑性复合材料CFRTP represents one of the most dynamic segments in advanced materials R&D, with applications spanning new energy, semiconductors, aerospace, and next-generation manufacturing.

    Market Outlook

    Driven by accelerating adoption in key industries, 连续纤维增强热塑性复合材料CFRTP is experiencing rapid demand growth. Several Chinese manufacturers have made significant progress in scaling production and achieving international certifications.

    Procurement Considerations

    When sourcing 连续纤维增强热塑性复合材料CFRTP, buyers should evaluate: purity specifications, particle size distribution, packaging standards, compliance certifications (ISO, ASTM, REACH), and the supplier’s technical documentation and support capabilities.

    📩 Need Samples or Technical Specifications?

    Our engineering team provides material selection support, free samples, and custom quotes for 连续纤维增强热塑性复合材料CFRTP.
    👉 Request Quote & Samples

  • Sourcing 6-inch Silicon Carbide (SiC) Epitaxial Wafers from China in 2026: A Procurement Guide for Power-Device Buyers

    Why 6-inch SiC Epitaxial Wafers Are the 2026 Bottleneck Everyone Is Talking About

    If you are buying power semiconductors in 2026, you have already felt the pull of silicon carbide. EV traction inverters, 800 V fast-charging stations, solar string inverters and industrial motor drives are all migrating from silicon IGBTs to SiC MOSFETs — and every one of those devices is built inside a thin silicon carbide epitaxial layer grown on top of a substrate. The substrate is just the foundation; the epitaxial (“epi”) layer is where the device actually lives. For most discrete and module buyers, the part you are really qualifying is the epitaxial wafer, not the bare substrate.

    China is now the single largest capacity base for 6-inch (150 mm) SiC, spanning crystal growth, substrate slicing/polishing, and homoepitaxy. That makes it the default sourcing region for cost-sensitive volume programs — provided you know exactly what to specify. This guide walks overseas procurement and engineering buyers through a specification-driven, low-risk path to sourcing 6-inch SiC epitaxial wafers from China.

    What an SiC Epitaxial Wafer Actually Is

    An SiC epitaxial wafer is a two-part stack:

    • Substrate: a monocrystalline 4H-SiC wafer (usually off-axis cut) that provides the crystal lattice.
    • Epitaxial layer: a thin, device-grade 4H-SiC film grown on the substrate surface by chemical vapor deposition (CVD). This drift layer is doped to form the voltage-blocking region of the MOSFET or diode.

    For 2026 programs, 6-inch / 150 mm is the dominant wafer size — it halves die cost versus 4-inch and is where most new Chinese capacity is landing. The “6-inch” refers to the wafer diameter; the value is in the epi layer specs, not the diameter.

    Your RFQ Spec Sheet: What to Put in Writing

    Ambiguous specs are the #1 cause of rejected lots. Lock the following parameters in your purchase order and your supplier’s certificate of analysis (COA):

    Parameter What to specify Typical 2026 range
    Wafer diameter 150 mm (6-inch), single-crystal 150.0 ± 0.2 mm
    Polytype / orientation 4H-SiC, 4°±0.5° off (0001) toward <11-20> n/a
    Substrate micropipe density Zero-pipe target 0 cm⁻² (max 0.1)
    Substrate BPD / TSD / TED Low BPD is critical for bipolar yield BPD < 200 cm⁻², TSD < 500 cm⁻²
    Epi thickness (drift) Match your blocking voltage 650 V ≈ 5–6 µm; 1200 V ≈ 10–12 µm; 1700 V ≈ 15–18 µm
    Epi doping (drift) N-type (nitrogen), with tolerance 1×10¹⁵ – 1×10¹⁶ cm⁻³
    Epi thickness uniformity Across-wafer ± 3–5% (1σ)
    Surface roughness (epi) Post-CMP, AFM Ra < 0.2–0.5 nm
    Epi defect density Triangular, carrot, downfall, comet Agreed max counts / wafer
    Epitaxial stacking faults Basal-plane SF density Per-map limit
    Packaging Single-wafer cassette, ESD-safe N₂-purged, moisture barrier

    Evaluate on Specifications, Not on Promises

    Keep the evaluation focused on the product. A disciplined, spec-driven incoming process protects yield far better than paperwork:

    • Request the COA with full maps. Insist on wafer-level epi thickness maps, doping (CV) profiles, and PL/XRD defect maps — not just single-point numbers.
    • Run incoming inspection. Photoluminescence (PL) mapping for defects, CV for doping, ellipsometry or FTIR for thickness, AFM for roughness. A small third-party metrology check on the first lot pays for itself.
    • Qualify on a sample lot. Run the lot through your own fab or a test house; correlate epi defect density with final device yield before committing to volume.
    • Define acceptance limits contractually. Put max allowable triangular/carrot defect counts and SF density in the PO so disputes are objective.

    Logistics, Packaging and Documents

    • Packaging: single-wafer cassettes, ESD-shielded, nitrogen-purged, with desiccant and moisture-barrier bag. Shock and static are the two transit killers.
    • HS classification: semiconductor-grade SiC wafers are commonly declared under HS 3818.00 (prepared semiconductor articles) or 8541.90 (parts of semiconductor devices). Confirm the exact code with your customs broker — classifications vary by import country.
    • Lead time: qualified 6-inch epi typically runs 8–16 weeks; tighter defect specs extend it. Plan replenishment accordingly.
    • Incoterms & docs: FOB Shanghai / Shekou is common; request commercial invoice, packing list, certificate of origin and the COA with every shipment.

    Cost Structure and Landed Cost

    The substrate is the dominant cost; the epitaxial growth step typically adds a 30–60% premium on top of the bare substrate, driven by defect-density requirements and layer thickness. Your landed cost is:

    Ex-works price + international freight + insurance + import duty + VAT/brokerage

    In 2026, 6-inch capacity is ramping fast, so standard-grade epi prices are softening, but tight-spec epi (ultra-low BPD, near-zero triangular defects) still commands a premium. Volume commitments and multi-year frameworks are the levers that move unit price.

    Five Pitfalls That Burn Buyers

    • Confusing substrate grade with epi spec. A great substrate can still have a poor epi layer. Qualify the epi.
    • Accepting high BPD. Basal-plane dislocations seed stacking faults in bipolar devices and kill yield.
    • Ignoring epi defect density. Triangular and carrot defects are die killers — set hard limits.
    • Skipping incoming PL/XRD maps. You cannot manage what you do not measure.
    • Underestimating lead time and ESD risk. Both cause line-down emergencies.

    RFQ Checklist (Copy This)

    Item Confirm before PO
    Wafer size & orientation 150 mm, 4H-SiC, 4° off-axis
    Epi thickness & voltage target e.g., 10–12 µm for 1200 V
    Doping & tolerance N-type, 1e15–1e16 cm⁻³
    Defect limits (contractual) Triangular / carrot / SF max counts
    COA with maps Thickness, CV, PL/XRD per wafer
    Sample-lot qualification Yield correlation agreed
    Packaging & lead time N₂ cassette, 8–16 weeks
    HS code & docs Confirmed with broker

    Work With a Sourcing Partner

    Specifying and qualifying 6-inch SiC epitaxial wafers is a metrology-heavy process. LiiFoo helps overseas buyers build a specification-driven China sourcing workflow — from RFQ spec sheets and sample-lot qualification to COA review, incoming-inspection coordination and full logistics. Request a quote and we will help you lock the right epi specs for your 2026 program.

  • SiC vs Silicon IGBT: A 2026 Cost, Efficiency and Reliability Showdown for Power Designers

    Two Technologies, One Design Review

    Silicon carbide, known as SiC, and silicon insulated-gate bipolar transistors, known as IGBTs, now sit on opposite sides of nearly every new power-electronics design review. Both switch kilowatts of power, but they do it with very different physics, loss profiles, and price trajectories. For procurement and engineering teams specifying inverters, onboard chargers, solar string converters, or industrial motor drives in 2026, the real question is no longer which is better but where the total cost of ownership actually flips in your favor. This review benchmarks the two technologies head to head on the three variables that decide a bill of materials: efficiency, reliability, and landed cost.

    Efficiency: The Switching-Loss Gap Is Real

    The headline advantage of SiC MOSFETs is switching loss. Where a 1200 V silicon IGBT bleeds energy in every hard-switching transition and forces a trade-off between switching frequency and thermal budget, a 1200 V SiC MOSFET switches in a fraction of the time with near-zero tail current. In a typical 50 to 100 kW traction inverter, SiC cuts total losses by 30 to 50 percent versus a comparable IGBT, which translates directly into smaller passive components and a lighter cooling stack. SiC Schottky diodes compound the benefit by eliminating reverse-recovery charge entirely, a pain point that caps IGBT freewheeling performance.

    The catch is conduction loss at low load. Modern trench-gate IGBTs and the latest reverse-conducting structures remain marginally better at full rated current and high temperature, so in applications that sit near 100 percent load continuously, certain industrial rectifiers for example, the IGBT still posts a competitive efficiency curve.

    Reliability: Temperature, Ruggedness, and the Fine Print

    SiC wide bandgap of 3.26 eV versus 1.12 eV for silicon is not just a marketing number. It enables blocking layers rated to 200 C junction temperature, against the 150 to 175 C ceiling typical of silicon IGBTs. For designers, that headroom means smaller heatsinks, higher power density, and longer insulation life. Field data from EV powertrains now show SiC modules sustaining millions of thermal cycles with less bond-wire fatigue than equivalent IGBT assemblies.

    Reliability caveats are real, however. SiC MOSFET gate oxides remain sensitive to threshold-voltage drift under high-temperature reverse-bias stress, which demands disciplined gate driving and negative turn-off bias. Body-diode robustness under prolonged conduction also trails silicon. IGBTs, by contrast, are a mature and well-characterized commodity with decades of qualification data, abundant second sources, and forgiving gate requirements. For safety-critical or long-life infrastructure, that maturity still counts.

    Cost: The Gap Is Closing Faster Than the Spec Sheet Suggests

    Three years ago, a SiC device premium of three to five times over IGBTs made the business case narrow. In 2026, 150 mm wafer volume, yield improvements from domestic fabs, and standardized discrete semiconductors have pulled the per-amp cost gap to roughly 1.5 to 2.5 times at the device level. More importantly, system-level savings from smaller magnetics, reduced cooling, and eliminated derating frequently erase the component premium in fast-charger and onboard-charger designs, where SiC reaches payback inside the first unit.

    IGBTs retain a hard cost edge in the highest-volume, lowest-margin segments: appliance motors, entry-level PV, and legacy industrial drives, where 10 to 20 percent efficiency deltas do not justify a two-times bill-of-materials bump. Here the silicon IGBT, now in its seventh or eighth generation, is effectively a solved and cheap problem.

    The Verdict for 2026 Buyers

    Choose SiC when switching frequency, power density, or cooling constraints dominate: EV traction and onboard chargers, 800 V architectures, solar string and storage PCS, and compact industrial servos. Choose silicon IGBT when maturity, second-source breadth, and absolute component cost trump density: mass-market appliances, budget inverters, and long-life grid assets.

    For procurement teams, the pragmatic move is a dual-sourced specification: qualify a SiC MOSFET for the efficiency-critical path while keeping an IGBT fallback for cost-sensitive SKUs. As 2026 pricing continues to compress, expect the crossover point to keep moving down in power, making SiC the default for everything above roughly 30 to 50 kW within the next two design cycles.

  • Glass Substrate for Advanced Chip Packaging: A 2026 Sourcing and Selection Guide

    Why Glass Substrate Is the Next Inflection Point in Advanced Packaging

    As AI accelerators, HPC and HBM high-bandwidth memory push packaging density and signal-integrity requirements ever higher, traditional organic substrates (BT and ABF) are hitting limits in warp control, coefficient of thermal expansion (CTE) matching and large-panel fan-out. Glass substrate — with its ultra-low tunable CTE, exceptional flatness, dimensional stability and processable through-glass-via (TGV) structures — is being advanced by Intel, Samsung and others as the mainstream next-generation carrier for advanced packaging.

    Core Material Advantages of Glass Substrates

    • Ultra-low, tunable CTE: Glass can be engineered close to silicon (~3–9 ppm/°C), sharply reducing thermal-mismatch warp between die and carrier and lifting large-format yield.
    • Superior flatness and surface roughness: Glass Ra can be an order of magnitude lower than organics, enabling finer line/space (L/S) routing and higher interconnect density.
    • Excellent dimensional stability: Glass is non-hygroscopic and isotropic, with minimal distortion at panel level (510×515 mm and above).
    • High-frequency electrical performance: Low dielectric loss supports high-speed signaling and RF integration.
    • TGV interconnect: Laser or chemical etching delivers high-aspect-ratio glass vias for 2.5D/3D vertical interconnect.

    Key Application Scenarios

    • 2.5D / 3D advanced packaging: As interposer or package substrate carrying high-density interconnect between GPU, CPU and HBM.
    • Panel-level packaging (FOPLP / FOPLP-G): Large glass panels pack more dies per batch, diluting per-unit cost.
    • RF and optical modules: Low loss and flatness suit antenna-in-package (AiP) and optical-engine integration.
    • Automotive and industrial high-reliability: Glass thermal and dimensional stability meet harsh-duty requirements.

    2026 Sourcing & Selection Checklist

    • Format and panel specs: Confirm wafer-level (300 mm) vs panel-level (510×515 mm, etc.) — this sets line and yield baselines.
    • Thickness and warp: Typical 0.1–1.0 mm; select per stack-up and thermal needs, with incoming TTV/warp within spec.
    • Surface roughness Ra / TGV aspect ratio: These directly determine achievable L/S and interconnect reliability.
    • CTE matching: Align with the CTE of the dice in use to avoid thermal-cycle failure.
    • Supplier qualification: Prioritize vendors with panel-glass volume experience, TGV process maturity and joint OSAT validation records.
    • Certification and lead time: Confirm automotive/industrial certification, MOQ and ramp cadence.

    Supply Landscape and Sourcing Advice

    Glass substrate is still early-commercial, with participants spanning display-glass leaders, semiconductor material suppliers and OSAT-led consortia. Buyers should engage via “low-volume validation plus joint process development,” landing first in lower cost-sensitivity, high-value scenarios such as RF and optical communications before scaling into large AI-compute packages. Watch TGV yield, panel-level equipment availability and material-to-packaging co-standardization.

    Conclusion

    Glass substrate is not a like-for-like replacement of organic carriers but a structural upgrade for ultra-large, ultra-dense packaging. For sourcing teams, 2026 is the window to lock in process know-how and qualified suppliers ahead of mainstream adoption.